[1]
Louis Jestin and Ibrahim Hamdan, “Architecture Modelling of MOS Device for the Circuit simulation”, AE, no. 02, pp. 21–27, Nov. 2022.